

FIG. 2




FIG. 3







FIG. 4










FIG. 8








FIG. 9



 $\underline{\mathsf{DMC1}(\mathsf{n+1})} \sim \underline{\mathsf{DMCm}(\mathsf{n+1})}$ 







## 10/561965

## AF9 RECEPTIFIO 22 DEC 2005

## DESCRIPTION OF NOTATIONS

- 1, la... semiconductor memory device
- 11... memory cell
- 12... dummy memory cell
- 13, 13a... word line driver
- 14... comparator unit
- 15... precharge circuit
- 16... predecoder
- 17... pulse generating unit
- 18... internal timing control circuit
- 19... sense amplifier
- 131... AND gate
- 132, 133... inverter
- 134... precharge circuit
- 135... comparator unit
- A[m]... input address signal
- BLn, xBLn... bit line
- CK... clock signal
- DBL, xDBL... dummy bit line
- DMC... dummy memory cell
- DWL... dummy word line
- MC... memory cell
- PC... precharge circuit
- Q1 to Q3, Q11 to 16... transistor
- TL... timing line

Vcc... power source voltage

WDBL, xWDBL... word dummy bit Wine

DWL... dummy word line

WL... word line